Abstract| A comparison with synchronous circuits suggests four opportunities for the application of asynchronous circuits: high performance, low p o wer, improved noise and EMC properties, and a natural match with heterogeneous system timing. In this overview article each opportunity is reviewed in some detail, illustrated by examples, compared with synchronous alternatives, and accompanied by numerous pointers to the literature. Conditions for applying asynchronous circuit technology, such as the existence and availability of CAD tools, circuit libraries, and e ective test approaches, are discussed brie y. Asynchronous circuits do o er advantages for many applications, and their design methods and tools are now starting to become mature.
I. Introduction
Today, the semiconductor industry is giving serious consideration to the adoption of asynchronous circuit technology. Up until now, asynchronous circuits have been applied commercially only as small subcircuits, often as peripherals to controllers. Examples include counters, timers, wake-up circuits, arbiters, interrupt controllers, fos, bus controllers, and interfaces (e.g. RS-232, SCSI, UART). The need for such asynchronous circuits stems largely from intrinsically asynchronous speci cations.
During the last decade there has been a revival in research on asynchronous circuits 1], 2]. Emphasis is now shifting from asynchronous-in-the-small to asynchronous VLSI circuits and systems. Asynchronous VLSI is now progressing from a fashionable academic research topic to a viable solution to a number of digital VLSI design challenges. A rst, entirely asynchronous IC has recently appeared on the market (Section IV).
The added value of asynchronous circuit technology can best be understood by reviewing the key properties of synchronous circuits. A synchronous circuit in its simplest form is shown in Figure 1 . The current state of the circuit is stored in an array o f registers. The next state is computed from the current state and inputs by a combinational logic circuit. When the clock signal makes a transition, say from low to high, the registers are enabled, and the next state is copied into the registers, thus becoming the current state. Each register bit generally comprises two latches, usually cascaded into a master-slave ip-op. In such a synchronous circuit: 1. The longest path in the combinational logic determines the minimum clock period, whereas during a typical clock cycle the circuit may in fact become quiescent w ell before the next clock signal. 2. Each register dissipates energy during each clock c ycle, regardless of the extent o f t h e c hange in state. If dynamic logic is used, the combinational logic dissipates clock p o wer during each clock cycle as well. 3. The clock modulates the overall supply current, causing peaks in power-supply noise and in electromagnetic emission to occur at the clock frequency and higher harmonics thereof. 4. All functional sub-modules operate in lock-step, a requirement that seems increasingly at odds with the growing signi cance of interconnect delays and the heterogeneous nature of systems-on-a-chip architecture. The corresponding opportunities for application of asynchronous circuits are:
1. high performance (Section II), 2. low p o wer dissipation (Section III), 3 . low noise and low electro-magnetic emission (Section IV), and 4. a g o o d m a t c h with heterogeneous system timing (Section V). Section VI addresses design tools for asynchronous circuits, cell libraries, and testability issues. For an introduction to the modeling and design of asynchronous circuits the reader is referred to 3] in this issue.
II. Asynchronous for High Performance
In an asynchronous circuit the next computation step can start immediately after the previous step has completed: there is no need to wait for a transition of the clock signal. This leads, potentially, to a fundamental performance advantage for asynchronous circuits, an advantage that increases with the variability in delays associated with these computation steps. However, part of this advantage is canceled by the overhead required to detect the completion of a step. Furthermore, it may b e di cult to translate local timing variability i n to a global system performance advantage. In this section we explore these datadependencies of delays, and present a n umber of successful demonstrations of asynchronous performance advantages.
Data-dependent delays
The delay of the combinational logic circuit in Figure 1 depends on the current state and the value of the primary inputs. The worst-case delay, plus some margin for ip-op delays and clock s k ew, is then a lower bound for the clock period of a synchronous circuit. Thus, the actual delay is always less (and sometimes much less) than the clock period. A simple example is an N-bit ripple-carry adder (Figure 2) . The worst-case delay occurs when 1 is added to 2 N ; 1. Then the carry ripples from FA 1 to FA N . In the best case there is no carry ripple at all, as, for example, when adding 1 to 0. Assuming random inputs, the average length of the longest carry-propagation chain is bounded by log 2 N 4] . For a 32-bit wide ripple-carry adder the average length is therefore 5, but the clock period must be 6 times longer! On the other hand, the average length determines the average-case delay o f a n a s y n c hronous ripplecarry adder, which w e consider next.
In an asynchronous circuit this variation in delays can be exploited by detecting the actual completion of the addition. Most practical solutions use double-rail encoding of the carry signal (Figure 2(b) ) the addition has completed when all internal carry-signals have been computed 6], 5]. That is, when each pair (cf i c t i ) has made a monotonous transition from (0 0) to (0 1) (carry = false) or to (1 0) (carry = true). A v ariant o f t h i s scheme is applied in 7, this issue]. Double-rail encoding of the carry signal has also been applied to a carry bypass adder 8]. When inputs and outputs are double-rail encoded as well, the completion can be observed from the outputs of the adder 4], 9]. A quite di erent technique, with similar objectives, is speculative completion: so-called abort-logic is used to select among a n umber of xed delay-lines depending on the input values of a combinational circuit. In 10] this technique is introduced and applied to a carry lookahead adder.
The asynchronous adders discussed above nicely demonstrate how data-dependent delays can be exploited to obtain a superior average-case delay compared to the xed (worst case) delay of the equivalent synchronous adder. This performance advantage is maximal for the ripple-carry adder, and becomes more modest for adder organizations with carry acceleration, such as carry lookahead adders and carry select adders 11].
In some speci c applications the large data-dependent variations in delays naturally lead to elegant and e cient asynchronous solutions. 
Elastic pipelines
In general it is not easy to translate a local asynchronous advantage in average-case performance into a system-level performance advantage. Today's synchronous circuits are heavily pipelined and retimed. Critical paths are nicely balanced and little room is left to obtain an asynchronous bene t. Moreover, an asynchronous bene t of this kind must be balanced against a possible overhead in completion signaling and asynchronous control.
The comparison of a so-called micropipeline and a clocked shift-register is interesting in addressing performance issues. In its most basic form, a micropipeline 15] is an elastic rst-in-rst-out bu er, constructed as a cascade of identical stages. Each stage consists of a latch L and a controller C, as in Figure 3 (a). The controller communicates exclusively with the controllers of the immediately preceding and succeeding stages by means of handshake signaling 4], and controls the state of the data latches (transparent or opaque). Between the request and the next acknowledge phase the corresponding data wires must be kept stable. Maximum throughput of a micropipeline is obtained when it is half full, in which case alternatingly data is transferred from the even stages to the odd stages and from the odd to the even stages. When used as a high-throughput shift-register, the e ective capacity of a 2N-place micropipeline is thus reduced to N. One could say that the latches in stage i + 1 are used as slave latches to those in stage i.
Work at SUN Research (see 16] in this issue) shows that, with a carefully designed controller circuit, the throughput of a micropipeline can approach t h a t o f a s y n c hronous shift register. The number of data latches of a 2N-place micropipeline equals that of an N place shift register (a master latch plus a slave latch per bit). Hence the micropipeline solution is costlier, given the additional control circuitry C.
These additional costs, which can be relatively modest when compared to the costs of a wide data path, buy three interesting | and potentially useful | bonuses. Firstly, when not used at the maximum throughput, the 2N-place micropipeline has a higher capacity, up to 2N places. (When completely full, a new vacancy created at the fo's output will crawl back to the input). Secondly, the latency per stage is only a small fraction of the cycle time. For example, when a micropipeline is empty, data falls through the (then transparent) latches at a rate of a few gate delays per stage. Thirdly, there is the elasticity of an asynchronous fo. As a result, it can for example be used when connected to functional units with variable computation times, such as the adder discussed above. Also, micropipeline-like bu ers can be used to interface between a data producer and a data consumer operating at di erent speeds. However, this elasticity also makes it harder in general to analyze the performance of asynchronous circuits, as is done in 17] Quantifying circuit performance Quantifying the performance of synchronous and asynchronous circuits can be tricky 23], and is often a source of confusion. A clocked circuit is usually guaranteed to run at a speci ed maximum frequency over some range in ambient temperature and supply voltage. Furthermore, there is also a considerable variation between the worst-case and the best-case CMOS process corners. When combined, this results in a safety margin or \derating factor" of about a factor 2. This means that, under typical conditions, many chips could run at about twice the clock frequency specied! An asynchronous circuit, in contrast, when not delayed by i t s e n vironment, runs as fast as it goes. It slows down when heated, or when the supply voltage drops. Furthermore, by measuring its performance, one in e ect also measures the quality of the CMOS processing. Hence, measured asynchronous performance will vary from one fabrication run to another. Note that when the circuit's specication contains strict requirements on throughputs or response times, the asynchronous performance is subject to the same derating factor as used for synchronous circuits. Beware! III. Asynchronous for Low P o wer A quiescent circuit only consumes a leakage current. For most CMOS circuits this leakage current is negligible compared to the dynamic current for that circuit in an active mode. A synchronous circuit is either quiescent (i.e. the clock is turned o ) or active entirely (i.e. clock on). An asynchronous circuit, in contrast, only consumes energy when and where active. Any subcircuit is quiescent u n til activated. After completion of its task, it returns to a quiescent, almost non-dissipating state until a next activation. In this section the potential for low p o wer consumption of asynchronous circuits is reviewed, including a number of successful demonstrations. However, it is not obvious to what extent t h i s a d v antage is fundamentally asynchronous. Synchronous techniques such as clock gating may a c hieve similar bene ts, but have their limitations.
Dissipating when and where active
The classic example of a low-power asynchronous circuit is a frequency divider. A D-ip-op with its inverted output fed back to its input divides an incoming (clock) frequency by two (Figure 4 the rate of the rst one and hence dissipates only half the power the third one dissipates only a quarter, and so on. Hence, the entire asynchronous cascade consumes, over a given period of time, slightly less than twice the power of its head element, independent of N. That is, a xed power dissipation is obtained. One way of looking at this low-power property is that only active modules dissipate power. Modules that are not active resort automatically and instantaneously to a standby mode this is true at arbitrary granularity b o t h i n time and in function. A n umber of examples of how asynchronous techniques help to reduce power consumption are explored in 27].
The potential of asynchronous for low-power depends on the application. For example, in a digital lter where the clock rate equals the data rate, all ip-ops and all combinational circuits are active during each c l o c k cycle. Then little or nothing can be gained by implementing the lter as an asynchronous circuit. However, in many digital-signal processing functions the clock rate exceeds the data (signal) rate by a large factor, sometimes by s e v eral orders of magnitude 2 . In such circuits, only a small fraction of registers change state during a clock cycle. Furthermore, this fraction may be highly data dependent.
One application for which asynchronous circuits can save power is Reed-Solomon error correctors operating at audio rates 28], as demonstrated at Philips Research Laboratories. In 29], two di erent asynchronous realizations of this decoder (single-rail and double-rail) are compared with a 2 The clock frequency is chosen that high to accommodate sequential algorithms that share resources over subsequent computation steps.
A second example is the infrared communications receiver IC designed at Hewlett-Packard/Stanford 30]. The receiver IC draws only leakage current while waiting for incoming data, but can start up as soon as a signal arrives so that it loses no data. Also, most modules operate well below the maximum frequency of operation.
The lter bank for a digital hearing aid was the subject of another successful demonstration, this time by the Technical University of Denmark in cooperation with Oticon Inc. They re-implemented an existing lter bank as a fully asynchronous circuit ( 31] and 7] in this issue). The result is a factor ve less power consumption.
A fourth application is a pager in which several powerhungry subcircuits were redesigned as asynchronous circuits, as shown later in this issue 26].
Low-power processors
Several groups have taken up the gauntlet to explore and exploit this low-power potential for full-edged programmable processors. In such processors, circuit activity may v ary considerably depending on the particular instruction (sequences) and on the occurrence of exceptions. Below, the promising results on four such processors are described: a modern RISC processor, a multi-media processor, a micro-controller, and a programmable digital signal processor.
The University of Manchester designed the AMULET2e, an embedded system chip incorporating a 32-bit ARMcompatible asynchronous core, a c a c he, and several other system functions 32], 33] 20, this issue]. Quite signi cant is that the synchronous versions of the ARM are already well known for their low p o wer consumption. Accordingly, the reduction in power per MIPS is modest. However, power consumption in the asynchronous idle mode is a different s t o r y . The absence of a high-frequency oscillator and PLL o ers a quite unique combination of two features: W power consumption and instant response to an external interrupt. There is no need to stop an oscillator and a PLL, and to deal with their slow restart and stabilization.
A collaborative e ort of Sharp Corporation and the Universities of Osaka and Kochi resulted in a self-timed datadriven multi-media processor 34], 35] 36, this issue]. The processor comprises 8 programmable, data-driven processing elements, connected by an elastic router. Target applications include future digital television receivers. It has an impressive peak performance of 8600 MOPS with a power consumption below 1 W (0.25 m CMOS @ 2.5 V). The power consumption of the individual processing elements scales with their loads.
Philips Semiconductors together with Philips Research redesigned the 80C51 microcontroller. The asynchronous version 37] consumes about four times less power than its synchronous counterpart.
Finally, Cogency redesigned a programmable Digital Signal Processor 38], consuming about half the power of its synchronous counterpart.
Most asynchronous circuits have the property that their performance scales continuously with the supply voltage over a wide range. In a number of cases, correct circuit operation has been demonstrated from sub-threshold to oxide-breakdown supply voltages! This makes asynchronous circuits very suitable for adaptive scaling of the supply voltage 39], 40]. Such s c hemes can also work for synchronous circuits, but then the clock frequencies must scale simultaneously.
The number of published asynchronous low-power circuits is growing rapidly. In increasingly many cases there are careful comparisons with existing synchronous solutions. However, these comparisons are not always against an optimal low-power synchronous circuit. Moreover, there is also considerable progress in reducing the power in clocked circuits, for example by i n troducing multiple clocks or by locally gating clocks. Clock gating, also known as conditional clocking, has recently been applied to advanced high-performance microprocessors 41], 42]. Synthesis of clock-gating circuitry can to some extent be automated 43], 44]. Although the results are sometimes impressive (a four-fold reduction of the power consumption in a oating point unit 41]), it is also noted that clock gating complicates functional validation and timing verication, and that the extra gate used to qualify the clock can potentially introduce critical skews.
In summary, asynchronous operation by itself does not imply low p o wer 45], but often suggests low-power opportunities based on the observation that asynchronous circuits only consumes power when and where active.
IV. Asynchronous for Low Noise and Low Emission
Subcircuits of a system may i n teract in unintended and often subtle ways. For example, a digital subcircuit generates voltage noise on the power-supply lines or induces currents in the silicon substrate. This noise may a ect the performance of an analog-to-digital converter connected so as to draw p o wer from the same source or that is integrated on the same substrate. Another example is that of a digital subcircuit that emits electro-magnetic radiation at its clock frequency (and the higher harmonic frequencies), and a radio receiver sub-circuit that mistakes this radiation for a radio signal.
Due to the absence of a clock, asynchronous circuits may have better noise and EMC (Electro-Magnetic Compatibility) properties 28] than synchronous circuits. This advantage can be appreciated by analyzing the supply current o f a c l o c ked circuit in both the time and frequency domains.
Circuit activity of a clocked circuit is usually maximal shortly after the productive clock e d g e . It gradually fades away and the circuit must become totally quiescent before the next productive clock edge. Viewed di erently, the clock signal modulates the supply current as depicted schematically in Figure 5 (a). Due to parasitic resistance and inductance in the on-chip and o -chip supply wiring this causes noise on the on-chip power and ground lines. with ! c = 2 f c . Hence, the clock causes a discrete contribution to the frequency spectrum of the supply current. The amplitude of this spectrum is shown in Figure 5 (b).
The coe cients at nf c with (n > 1) denote the so-called harmonic amplitudes. 3 Voltage drops across parasitic inductances as well as the emitted electro-magnetic elds are proportional to the rst time derivative of the supply current. Hence, the amplitudes of the higher harmonics of the EM emission hardly drop at all below a few GHz! These higher harmonics may interfere with antennas and sensitive analogue circuits, including radio circuits from FM (100 MHz) to portable phones (1-2 GHz). For example, a tuner may mistake a particular harmonic of a clock frequency for a local FM station. The e ects of interference can be reduced by means of (costly) shielding measures.
Note that harmonics are generally distinct, sharp peaks because of the high quality of applied oscillators. In practice the spectrum is continuous and time varying due to non-periodic components in the supply currents. The frequency spectrum of the supply current of an asynchronous circuit obviously does not exhibit peaks at clock frequencies and multiples thereof. There may b e s p i k es, but they tend to fade away when a longer integration interval is taken. Even periodic circuit behavior is less harmful datadependent d e l a ys invariably cause jitter, and even a modest amount of jitter causes a rapid fall-o of the harmonics. Figure 6 shows the frequency spectra of the supply current o f both the synchronous version (top) and the asynchronous version 37] (bottom) of the 80C51 microcontroller. The synchronous version clearly shows a series of harmonics of the clock frequency (here about 3.6 MHz), dominating the spectrum up to about 300 MHz. In a pager product, the harmonics generated by such a synchronous microcontroller could interfere with the very sensitive a n alog radio circuits. In contrast, the low emission levels of the asynchronous 80C51 makes it possible to have the microcontroller active during reception of a paging message. For this reason Philips Semiconductors has developed a f a m i l y o f e n tirely asynchronous Pager Baseband Controller ICs, based on the cited asynchronous 80C51. 4 This IC has been put on the market successfully. Note that reducing power consumption generally also reduces the energy content of these spectra. An example of a measured electro-magnetic emission spectrum of an asynchronous microprocessor can be found in this issue in 20].
The above suggests that asynchronous circuits often may be superior in EMC (Electro-Magnetic Compatibility). In some speci c cases, however, the opposite may be true. For example, a s y n c hronous circuit is known to be quiescent just before the productive clock edge, providing an excellent moment to sample an analog signal for A-to-D conversion.
The above analysis is highly simpli ed, and ignores for example the noise and EM emission associated with the simultaneous driving of a number of output loads. Still, EMC is becoming an increasingly important issue in electronic system design, with respect to safety, reliability, and system costs. The relative EMC merits of asynchronous circuits clearly deserves more research attention.
V. Heterogeneous Timing
There are two on-going trends that a ect the timing of a system-on-a-chip: the relative increase of interconnect delays versus gate delays and the rapid growth of design reuse. Their combined e ect results in an increasingly heterogeneous organization of system-on-a-chip timing. According to Figure 7 , gate delays rapidly decrease with each technology generation. By contrast, the delay of a piece of interconnect of xed modest length increases, soon leading to a dominance of interconnect delay over gate delay 47], 46]. The introduction of additional interconnect layers and new materials (copper and low dielectric constant insulators) may s l o w d o wn this trend somewhat. Nevertheless, new circuits and architectures are required to circumvent these parasitic limitations. For example, across-chip communication may no longer t within a single clock period of a processor core. Accordingly, t h e 1 9 9 7 edition of the SIA roadmap predicts a divergence between \on-chip local clock frequencies" and \across-chip clock f r equencies". The former outperforms the latter by a factor that gradually grows to three. The increasing role of interconnect parasitics also makes it less and less practical to distribute a single high-frequency clock across the entire IC.
The same roadmap also predicts that the fraction of the die area covered by reusing existing circuit designs will increase to as much as 90%. Moreover, complex systemson-a-chip will accommodate blocks from di erent design houses (DSP cores, microcontrollers, a variety of memory blocks, MPEG decoders, modems, etc.) and blocks that must conform to standardized o -chip interfaces. The result will be a plethora of (local) clock frequencies and circuit-level timing conventions.
Heterogeneous system timing will o er considerable design challenge for system-level interconnect, including buses, fos, switch matrices, routers, and multi-port memories. Asynchrony makes it easier to deal with interconnecting a variety of di erent clock frequencies, without worrying about synchronization problems, di erences in clock phases and frequencies, and clock s k For a wider acceptance and application of asynchronous circuit technology, it is critical that tools for the synthesis and veri cation of asynchronous circuits become available. In order to make asynchronous circuits more competitive i n cost, it would also be bene cial to extend standard-cell and gate-array libraries with a numberoftypical asynchronous circuits. Furthermore, it is absolutely essential that effective test approaches and tools be developed such that asynchronous circuits can be tested according to the same quality standards as synchronous circuits.
Tools
Fortunately, m a n y o f t h e c o n ventional tools such a s s i mulators, placement and routing tools, and delay extractors, are also very e ective in supporting the design of asynchronous circuits. This may even apply to logic synthesis tools and timing-analysis tools for certain asynchronous design styles. By relying on a systematic design method, an entire micro-processor has been designed successfully, without dedicated asynchronous design tools 32].
Nevertheless, the manual design of asynchronous control circuits is di cult and error prone. Hazards are easily introduced, and often very hard to recognize. A tool that veri es whether a given control circuit exhibits the speci ed behavior, and therefore is hazard free, is especially useful 54]. In many practical circuits, the absence of hazards depends on assumptions on the relative delays of the various circuit elements. Examples of tools to check these timing assumptions are 55 Performance analysis of synchronous circuits can cleanly be separated into two tasks: the measurement of the length of the critical path in the combinational logic, and the counting of the number of clock t i c ks required for a given task. In asynchronous circuits, however, delays are often data dependent, and are not rounded to an integer number of clock periods. Therefore, timing and performance analysis of asynchronous circuits clearly requires di erent techniques and are the subject of 17], 86] in this issue.
The academic research c o m m unity has been very active in developing CAD tools, and many tools that support the design of asynchronous circuits are available on the Internet 87]. So far, EDA v endors have monitored these developments, but they have not yet included such tools in their product portfolios.
Layout libraries
Asynchronous circuits can be implemented using standard cells and gate-arrays without major problems. Although common standard-cell libraries have been optimized for the realization of synchronous circuits, they turn out to be adequate for realizing asynchronous circuits as well 29]. Nevertheless, circuit-area reductions of, say, 10% can often be achieved by optimizing common asynchronous cells such as latches, various C-elements, and mutual-exclusion elements.
Testability
A synchronous circuit organized according to Figure 1 has two features that simplify testing dramatically: it can be stopped during each c l o c k cycle, and it is both simple and cheap to include a scan-chain through all ip-ops. Asynchronous circuits exhibit more autonomy, and given the large variety of isolated latch elements it is harder and more costly to connect them into scan chains. Accordingly, testing asynchronous circuits is harder, and the cost overhead for design-for-testability measures is higher. Nevertheless, testing speci c classes of asynchronous circuits appears feasible, and progress is being made to reduce testability costs. See, for example, 88] and 89, this issue].
VII. Conclusion
In this article we have reviewed four opportunities for the application of asynchronous circuits. Our ndings are summarized below.
First, by avoiding the wait until the next clock edge, asynchronous circuits exhibit average-case performance rather than worst-case performance. Furthermore, asynchronous circuits avoid the overheads and problems associated with distributing clock signals. These potential advantages must, however, be balanced against some delay overheads introduced by asynchronous control and completion detection. This balance will weigh in favor of the asynchronous alternative when the delays of the combinational logic are highly data dependent, or when for a subfunction the optimal clock frequency is simply not available on chip. Indirectly, the elasticity of asynchronous pipelines may o er other advantages, such as free bu er capacity.
Second, by enabling latches and ip-ops only when their state must be updated, asynchronous circuits consume power only when and where active. This type of power savings can also be realized by gating and pausing local clocks in synchronous circuits, however at the expense of some additional clock s k ew. Also, asynchronous circuit technology naturally provides power savings at arbitrary levels of granularity, and has methods and tools to guarantee absence of hazards on the latch enable wires.
Third, asynchronous circuits do not emit radiation at the clock frequency and harmonic frequencies thereof. This opportunity for asynchronous circuits is quite fundamental. Still, more study and measurements are required to quantify its signi cance.
Fourth, the increasing signi cance of parasitic interconnect resistance, the increasing reuse of building blocks, and the integration of entire systems on a few chips inevitably leads to a complex and heterogeneous on-chip timing organization. It will be less and less practical to clock all building blocks on a single, high-frequency, global clock. Here, the application of asynchronous circuits and sub-circuits probably holds most promise. Their use may w ell turn out to be unavoidable.
As becomes apparent from the above discussion, for each opportunity one may argue that there exists also a synchronous alternative. Indeed, in many cases these alternatives may have the desired e ect to some extent. In other cases asynchronous solutions may be more e ective, cheaper, easier to realize, or simply more elegant.
Of course, an asynchronous (sub-)circuit will only make it to the market place when there is no synchronous alternative or when the asynchronous solution has a clear and substantial advantage. The improved EMC properties of the asynchronous pager IC of Philips is a good example of such an advantage. Given the rich experience developed over the last decade by a v ery active and productive asynchronous research community, we predict that asynchronous circuit technology will be applied more and more often. Based on this review we do not expect an asynchronous revolution, but rather a steady evolution.
